专利名称:Phase detecting circuit
发明人:Nawata, Hizuru c/o NEC Corporation申请号:EP87301535.8申请日:19870223公开号:EP0234900A2公开日:19870902
专利附图:
摘要:A phase detecting circuit for detecting a phase differential between a referenceclock and a bit timing extracted from a demodulated signal, which is derived from amodulation wave modulated by a digital signal. The circuit successfully eliminates pointsof discontinuity in the phase detection characteristic of a phase detector and, therefore,
accurately determines a phase differential between the bit timing and the referenceclock with no regard to the magnitude of the phase differential of an input. An absolutevalue averaging circuit is provided for averaging the absolute values of a plurality ofconsecutive outputs of a phase detector. A sign majority decision circuit is provided forproducing one of positive and negative signs of the consecutive outputs of the phasedetector which is decided by majority. Further, a multiplier is provided for multiplying anoutput of the absolute value averaging circuit and an output of the majority decisioncircuit, the resulting product being delivered as a phase differential.
申请人:NEC CORPORATION
地址:7-1, Shiba 5-chome Minato-ku Tokyo JP
国籍:JP
代理机构:Orchard, Oliver John
更多信息请下载全文后查看
因篇幅问题不能全部显示,请点此查看更多更全内容